By burning specific fuses, a binary pattern of ones and zeros is imprinted on the chip. This is because PROM chips are manufactured with a series of fuses. Examples include boot code, encryption keys and configuration parameters for analog, sensor or display circuitry. One type is called EPROM, or Erasable Programmable Read-Only Memory.

Once you confirm your address, you will begin to receive the newsletter. You can unsubscribe at any time.Questions? [6], Type of solid state computer memory that becomes read only after being written once, "Evaluating Embedded Non-Volatile Memory for 65nm and Beyond", "New Non-Volatile Memory Structures for FPGA Architectures", Looking inside a 1970s PROM chip that stores data in microscopic fuse,, Short description is different from Wikidata, Creative Commons Attribution-ShareAlike License, View the US "Switch Matrix" Patent #3028659 at, View Kilopass Technology Patent US "High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown" Patent #6940751 at, View Sidense US "Split Channel Antifuse Array Architecture" Patent #7402855 at, View the US "Method of Manufacturing Semiconductor Integrated Circuits" Patent #3634929 at, For the Advantages and Disadvantages table, see Ramamoorthy, G: "Dataquest Insight: Nonvolatile Memory IP Market, Worldwide, 2008-2013", page 10. single phase full wave controlled rectifier, single phase half wave controlled rectifier, three phase full wave controlled rectifier, non saturated type precision half wave rectifier, adjustable negative voltage regulator ics, three terminal adjustable voltage regulator ics, three terminal fixed voltage regulator ics, transfer function and characteristic equation, Power Dissipation minimization Techniques, Rules for Designing Complementary CMOS Gates, ASM Chart Tool for Sequential Circuit Design, Analysis of Asynchronous Sequential Machines, Design of Asynchronous Sequential Machine, Design Procedure for Asynchronous Sequential Circuits, Modes of Asynchronous Sequential Machines, Application Specific Integrated Circuits ASIC, parallel in to parallel out pipo shift register, parallel in to serial out piso shift register, serial in to parallel out sipo shift register, serial in to serial out siso shift register, Proj 1 Modulator for digital terrestrial television according to the DTMB standard, Proj 3 Router Architecture for Junction Based Source Routing, Proj 4 Design Space Exploration Of Field Programmable Counter, Proj 7 Hardware Software Runtime Environment for Reconfigurable Computers, Proj 8 Face Detection System Using Haar Classifiers, Proj 9 Fast Hardware Design Space Exploration, Proj 10 Speeding Up Fault Injection Campaigns on Safety Critical Circuits, Proj 12 Universal Cryptography Processorfor Smart Cards, Proj 13 HIGH SPEED MULTIPLIER USING SPURIOUS POWER SUPPRESSION, Proj 14 LOSSLESS DATA COMPRESSION HARDWARE ARCHITECTURE, Proj 15 VLSI Architecture For Removal Of Impulse Noise In Image, Proj 16 PROCESSOR ARCHITECTURES FOR MULTIMEDIA, Proj 17 High Speed Multiplier Accumulator Using SPST, Proj 18 Power Efficient Logic Circuit Design, Proj 21 Synthesis of Asynchronous Circuits, Proj 22 AMBA AHB compliant Memory Controller, Proj 23 Ripple Carry and Carry Skip Adders, Proj 24 32bit Floating Point Arithmetic Unit, Proj 26 ON CHIP PERMUTATION NETWORK FOR MULTIPROCESSOR, Proj 27 VLSI Systolic Array Multiplier for signal processing Applications, Proj 28 Floating point Arithmetic Logic Unit, Proj 30 FFT Processor Using Radix 4 Algorithm, Proj 36 Solar Power Saving System for Street Lights and Automatic Traffic Controller, Proj 37 Fuzzy Based Mobile Robot Controller, Proj 38 Realtime Traffic Light Control System, Proj 39 Digital Space Vector PWM Three Phase Voltage Source Inverter, Proj 40 Complex Multiplier Using Advance Algorithm, Proj 41 Discrete Wavelet Transform (DWT) for Image Compression, Proj 42 Gabor Filter for Fingerprint Recognition, Proj 43 Floating Point Fused Add Subtract and multiplier Units, Proj 44 ORTHOGONAL CODE CONVOLUTION CAPABILITIES, Proj 45 Flip Flops for High Performance VLSI Applications, Proj 46 Low Power Video Compression Achitecture, Proj 47 Power Gating Implementation with Body Tied Triple Well Structure, Proj 48 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER, Proj 49 LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC, Proj 50 Flash ADC using Comparator Scheme, Proj 51 High Speed Floating Point Addition and Subtraction, Proj 52 LFSR based Pseudorandom Pattern Generator for MEMS, Proj 53 Power Optimization of LFSR for Low Power BIST, Proj 57 Chip For Prepaid Electricity Billing, Proj 58 High Speed Network Devices Using Reconfigurable Content Addressable Memory, Proj 64 UTMI AND PROTOCOL LAYER FOR USB2.0, Proj 65 5 stage Pipelined Architecture of 8 Bit Pico Processor, Proj 66 Controller Design for Remote Sensing Systems, Proj 69 SINGLE CYCLE ACCESS STRUCTURE FOR LOGIC TEST, 2 Bit Parallel or Flash Analog to Digital Converter, 3 Bit Flash Type Analog to Digital Converter, AMPLITUDE MODULATION AND DEMODULTION USING BJT AMPLIFIER AND DIODE DETECTOR, A statistical comparison of binary weighted and R 2R 4 Bit DAC, Asynchronous Device for Serial Data Transmission and Reception for android data transmission, Audio Amplifier circuit with noise filtering, AUTOMATIC RESISTANCE METER FOR 3 PHASE INDUCTION MOTOR DESIGN AND SIMULATION, Bistable Multivibrator using Asymmetrical Mosfet Triggering, Design and Modelling of Notch Filter using Universal Filter FLT U2, Design and Phase Frequency Detector Using Different Logic Gates in CMOS Process Technology, DESIGN OF OP AMP USING CMOS WITH IMPROVED PARAMETERS, DIGITAL TO ANALOG CONVERTER USING 8 BIT WEIGHTED RESISTORS, HARTLEY AND COLPITTS OSCILLATOR USING OPAMP, Heart Beat sensor using Photoplethysmography, MOSFET driver circuit to interface MOSFETs with microcontroller for high speed application, Regulated DC Power Supply using Series Voltage Regulator, Short Range radio Transmitter and Receiver, Small Range Digital Thermometer using 1N4148, Three Phase Inverter using MOSFET to drive BLDC motor and general three phase Load, THREE STAGE AMPLIFIER WITH CURRENT LIMITER, Truly random and Pseudorandom Data Generation with Thermal Noise, Proj 1 DESIGN OF FIR FILTER USING SYMMETRIC STRUCTURE, Proj 3 Designing an Optimal Fuzzy Logic Controller of a DC Motor, Proj 4 Brain Tumour Extraction from MRI Images, Proj 5 Mammogram of Breast Cancer detection, Proj 6 VEHICLE NUMBER PLATE RECOGNITION USING MATLAB, Proj 7 High Speed Rail Road Transport Automation, Proj 8 ECONOMIC AND EMISSION DISPATCH USING ALGORITHMS, Proj 9 DC DC Converters for Renewable Energy Systems, Proj 10 ADAPTIVE FILTERING USED IN HEARING AIDS OF IMPAIRED PEOPLE, Proj 11 MODELING OF TEMPERATURE PROCESS USING GENETIC, Proj 12 CDMA MODEM DESIGN USING DIRECT SEQUENCE SPREAD SPECTRUM (DSSS), Proj 14 IEEE 802.11 Bluetooth Interference Simulation study, Proj 15 Inverse Data Hiding in a Classical Image, Proj 17 Digital Image Arnold Transformation and RC4 Algorithms, Proj 19 Performance Study for Hybrid Electric Vehicles, Proj 20 Wi Fi Access Point Placement For Indoor Localization, Proj 21 Neural Network Based Face Recognition, Proj 22 Tree Based Tag Collision Resolution Algorithms, Proj 23 Back Propagation Neural Network for Automatic Speech Recognition, Proj 24 Orthogonal Frequency Division Multiplexing(OFDM) Signaling, Proj 25 Smart Antenna Array Using Adaptive Beam forming, Proj 26 Implementation of Butterworth Chebyshev I and Elliptic Filter for Speech Analysis, Proj 27 Simulator for Autonomous Mobile Robots, Proj 28 Method to Extract Roads from Satellite Images, Proj 29 Remote Data Acquisition Using Cdma RfLink, Proj 30 AUTOMATIC TRAIN OPERATION AND CONTROL, Proj 31 Detection of Objects in Crowded Environments, Proj 32 Armature Controlled Direct Current, Proj 34 WAVELET TRANSFORM AND S TRANSFORM BASED ARTIFICIAL NEURAL, Proj 35 MULTISCALE EDGE BASED TEXT EXTRACTION, Proj 36 Transient Stability Analysis of Power System, Proj 37 Single phase SPWM Unipolar inverter, Proj 38 Induction Generator for Variable Speed Wind Energy Conversion Systems, Proj 39 Extra High Voltage Long Transmission Lines, Proj 41 Realtime Control of a Mobile Robot, Proj 42 Reactive Power Compensation in Railways, Proj 43 POWER UPGRADATION IN COMPOSITE AC DC TRANSMISSION SYSTEM, Proj 44 Dynamic Analysis of Three Phase Induction Motor, Proj 45 Fuzzy Controlled SVC for Transmission Line, Question Answer Analog Integrated Circuits Main, Question Answer Digital Logic circuits Main, Question Answer Analog Communication Main, Question Answer Computer Organization Main.

The open fuses are read as ones, while the burned fuses are read as zeros. Stands for "Programmable Read-Only Memory," and is pronounced "p-rom," not "prom" like the high school dance. Texas Instruments developed a MOS gate oxide breakdown antifuse in 1979. A typical PROM comes with all bits reading as "1". PROMs are manufactured blank and, depending on the technology, can be programmed at wafer, final test, or in system. In the PROM the AND array will act as a decoder which will decode the address lines. Blank PROM chips are programmed by plugging them into a device called a PROM programmer. The data in them are permanent and cannot be changed. PROM is a type of ROM that is programmed after the memory is constructed. In the PROM the AND array will act as a decoder which will decode the address lines.